3 lines
43 B
Verilog
3 lines
43 B
Verilog
module e;
|
|
always #1 $write("e");
|
|
endmodule |
module e;
|
|
always #1 $write("e");
|
|
endmodule |